A leading AI research organization based in San Francisco is looking for a Silicon Implementation Engineer to develop and optimize physical design strategies for next-generation AI accelerators. The ideal candidate will collaborate with RTL designers and drive implementation solutions while ensuring power, performance, and area optimizations. This role requires strong expertise in physical design and methodology development, with a background in coding and tool creation. Experience with AI-focused chips is a plus.
#J-18808-Ljbffr
Silicon Design Engineer • San Francisco, CA, United States