DPA Performance Modeling - Intern
RivosAustin, TX, USjob_description.job_card.variable_days_ago
serp_jobs.job_preview.job_type
- serp_jobs.job_card.full_time
job_description.job_card.job_descriptionArchitecture and microarchitecture knowledge on CPUs Strong C / C++ programming and debugging skills Proficiency in scripting languages such as Perl, Python Experience with performance modeling simulators is a plus Understanding of performance benchmarks and workloads Knowledge of SystemVerilog and RTL waveform debugging tools will be a bonus Excellent skills in problem-solving, written and verbal communication Highly self-motivated Ability to work well in a team and be productive under aggressive schedules
DPA Performance Modeling - Intern
Location : Santa Clara, CA, Austin TX
Department : Engineering Silicon Engineering
Position Type : Intern
Work Environment : On-site
The Rivos DPA Performance team is responsible for defining performance features for the best-in-class RISCV based systems. An internship position is available to those that seek to grow their skills and work on the next generation of Parallel Programmable Accelerators.
Responsibilities
- As a Performance Modeling intern, you will get to work on a project that will involve some combination of the following :
- Microarchitecture exploration, research, and experimentation
- Correlation between the RTL and performance models, RTL performance debug
- Workload analysis and software optimization involving compilers, libraries, numerics, and other software
- Development of data analysis, visualization, and debug tools, as well as the development of test benches
Requirements
Current EE / CS / CE PhD, Master's Degree, or Bachelor's Degree student with a background in computer architecture
serp_jobs.job_alerts.create_a_job
Performance Modeling • Austin, TX, US