Senior Staff Engineer, Serdes Layout Design

Position Title

Senior Staff Engineer, Serdes Layout Design

Please Note

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future.

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

Samsung Semiconductor Inc. (SSI) is advancing the world’s technology. As a leader in Memory, System, LSI and LCD technologies, our U.S. teams contribute to breakthroughs in 5G, SOC, memory and display. With our global perspective and diversity of thought, we proudly serve our customers around the world. We are looking for team members who share our commitment to learning and growth and excel when collaborating within and across teams.

Location

Daily onsite presence at our San Jose, CA headquarters in alignment with our Flexible Work policy.

What You’ll Do

As a senior high speed mixed‑signal layout / analog layout engineer, you will be working with circuit designers located in San Jose, California, USA to accomplish layout tasks. Circuits that you will need to work on include High Speed RX (receiver), TX (transmitters), PLL, CDR, Analog reference circuits, and so on. You should have experience doing layout with sub‑micron CMOS technologies.

You’ll work with designers to optimize the performance and power consumption of SERDES analog PHY.

• Working with remote circuit designers to determine the chip floorplan. You need to come up with strategies to optimize the parasites, reduce area, and improve High Speed SERDES / analog performance.
• You need to be able to estimate schedule and come up with a plan how to get things done within a dedicated time frame.
• You should be able to read the design document provided by the foundry and figure out how to resolve issues like latch‑up and DRC.
• Perform custom layout using Virtuoso, and be able to get LVS / DRC clean.
• You should be familiar with CAD tools, including Virtuoso, Calibre LVS, DRC, SkillCad and so on.
• Desired to have experience on chip level design, like bump, pad, and ESD strategies.
• Good communication skills to discuss with circuit designer.

What You Bring

#LI-VL1

What We Offer

Base Pay Range : $180,950 – $289,050 USD. The pay range below is for all roles at this level across all U.S. locations and functions. Individual pay rates depend on a number of factors including the role’s function and location, as well as the individual’s knowledge, skills, experience, education, and training. We also offer incentive opportunities that reward employees based on individual and company performance.

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical / Dental / Vision / 401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back : With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.

Enjoy Time Away : You’ll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.

Care for Family : Whatever family means to you, we want to support you along the way including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.

Prioritize Emotional Wellness : With on‑demand apps and free confidential therapy sessions, you’ll have support no matter where you are.

Stay Fit : Eating well and being active are important parts of a healthy life. Our onsite Caf and gym, plus virtual classes, make it easier.

Embrace Flexibility : Benefits are best when you have the space to use them. That’s why we facilitate a flexible environment so you can find the right balance for you.

Equal Opportunity Employment Policy

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long‑term conditions, neurodivergent individuals, or those requiring pregnancy‑related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.

Applicant AI Use Policy

At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we prohibit the use of generative AI tools to misrepresent a candidate’s true skills and qualifications. Permitted uses are limited to basic preparation, grammar, and research, but all submitted content and interview responses must reflect the candidates genuine abilities and experience. Violation of this policy may result in immediate disqualification from the hiring process.

Applicant Privacy Policy

https : / / semiconductor.samsung.com / about-us / careers / us / privacy /

PI280197995

#J-18808-Ljbffr