Talent.com
Sr Principal ASIC Design Verification Engineer (NetSec)
Sr Principal ASIC Design Verification Engineer (NetSec)Palo Alto Networks • Santa Clara, CA, United States
Sr Principal ASIC Design Verification Engineer (NetSec)

Sr Principal ASIC Design Verification Engineer (NetSec)

Palo Alto Networks • Santa Clara, CA, United States
job_description.job_card.1_day_ago
serp_jobs.job_preview.job_type
  • serp_jobs.job_card.full_time
job_description.job_card.job_description

Senior Design Verification Engineer

Job Description

As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next‑generation firewall products meet or exceed industry‑leading requirements for features, performance, and reliability. You will define verification methodologies, architect test benches, write test plans, specify coverage, write tests, and debug across simulation, emulation, formal verification, and silicon validation.

Office‑Based Expectation

We expect office‑based employees to be in the office four days per week, with one day working from a location of their choice. This model promotes collaboration, informal problem‑solving, and the kinds of interactions that drive deep relationships and innovation.

Your Impact

  • Collaborate with engineers in software, architecture, design, and verification teams to create comprehensive pre‑silicon verification plans across simulation, emulation, and formal verification.
  • Plan and execute every aspect of simulation test plans using sophisticated coverage‑driven, constrained‑random methodologies.
  • Develop flows, methodologies, and infrastructure for emulation—create, run, and debug emulation tests in close collaboration with system architects, software engineers, and ASIC designers.
  • Define new tools and methodologies to continuously improve quality and velocity.
  • Create powerful programs in Python to automate triage, coverage closure, and metrics‑driven verification.

Qualifications

  • BS in EE, CE, or CS required (equivalent military experience required) – MSEE preferred.
  • Minimum five years of experience in ASIC design verification.
  • Demonstrated success in taking multiple ASIC products from concept to mass production.
  • Expertise in SystemVerilog and UVM.
  • Technical strength in :
  • Defining test plans, including comprehensive adversarial testing.
  • Developing rich functional coverage models.
  • Creating powerful and scalable test benches.
  • Implementing sophisticated self‑checking infrastructure with reference models and scoreboards.
  • Developing reusable constrained‑random tests.
  • Debugging failures.
  • Closing coverage.
  • Preferred experience in :
  • Networking and cyber security.
  • Formal property verification.
  • Silicon validation – bring‑up, test, debug, and regression.
  • Creating models in Python and C / C++.
  • Writing driver code in C.
  • Skilled in writing powerful, modular, and scalable programs in Python, Perl, and UNIX shell to automate verification tasks, especially regression testing.
  • Demonstrated ownership and independence in planning, debugging complex failures, closing metrics‑driven tasks, driving vendors, and reporting status.
  • Strong leadership, collaboration, and communication skills.
  • Compensation Disclosure

    The compensation offered for this position will depend on qualifications, experience, and work location. For candidates who receive an offer at the posted level, the starting base salary (for non‑sales roles) or base salary + commission target (for sales / commissioned roles) is expected to be between $235,000 – $260,000 per year. The offered compensation may also include restricted stock units and a bonus.

    Our Commitment

    We are committed to providing reasonable accommodations for all qualified individuals with a disability. If you require assistance or accommodation due to a disability or special need, please contact us at accommodations@paloaltonetworks.com.

    EEO Statement

    Palo Alto Networks is an equal‑opportunity employer. We celebrate diversity in our workplace, and all qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or other legally protected characteristics.

    All your information will be kept confidential according to EEO guidelines.

    #J-18808-Ljbffr

    serp_jobs.job_alerts.create_a_job

    Asic Design Engineer • Santa Clara, CA, United States

    Job_description.internal_linking.related_jobs
    System Validation Engineer

    System Validation Engineer

    Supermicro • San Jose, CA, United States
    serp_jobs.job_card.full_time
    Supermicro is a Top Tier provider of advanced server, storage, and networking solutions for Data Center, Cloud Computing, Enterprise IT, Hadoop / Big Data, Hyperscale, HPC and IoT / Embedded customers...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    ASIC Design Engineer

    ASIC Design Engineer

    Theconstructsim • Milpitas, CA, United States
    serp_jobs.job_card.full_time
    Job Title : Front-End ASIC Design Engineer.Support customer’s design through all phases of ASIC execution at Socionext.Ensure designs meet product Performance-Power-Area-Schedule requirements.Tasks ...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Principal ASIC Design Engineer

    Principal ASIC Design Engineer

    Credo Semiconductor, Inc. • San Jose, California, USA
    serp_jobs.job_card.full_time
    Credo is engineering the future of high-speed connectivity for the AI-driven world.With a deeply rooted legacy of innovation and a passion for solving the most complex networking challenges we deli...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Lead ASIC Design Engineer

    Lead ASIC Design Engineer

    www.rekruiter.in • Santa Clara, CA, United States
    serp_jobs.job_card.full_time
    We are currently on a hunt for a.Work with customer, vendors and internal teams.Support customer’s design through all phases of ASIC execution. Ensure designs meets product performance requirements ...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    P Chappel Associates Inc • San Jose, CA, US
    serp_jobs.job_card.full_time
    Our client, a cutting-edge developer of custom ASICs and SoCs for emerging technologies, is seeking a Senior ASIC Design Engineer to join their growing team in San Jose. This role is ideal for engin...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Senior ASIC Design Engineer - AI Hardware & Compute

    Senior ASIC Design Engineer - AI Hardware & Compute

    Persimmons, Inc. • San Jose, CA, United States
    serp_jobs.job_card.full_time
    A cutting-edge technology company in California is seeking a Senior ASIC Design Engineer to develop high-performance logic for AI applications. The ideal candidate will have over 5 years of hands-on...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Principal ASIC Design Engineer

    Principal ASIC Design Engineer

    Fortinet • Sunnyvale, CA, United States
    serp_jobs.job_card.full_time
    Fortinet is looking for a passionate ASIC Designer to join our R&D team! This role involves working on cutting edge high performance ASIC design from specification to RTL implementation.The new mem...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    NVIDIA • Santa Clara, CA, United States
    serp_jobs.job_card.full_time
    Get AI-powered advice on this job and more exclusive features.We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    ASIC Design Engineer

    ASIC Design Engineer

    Apple Inc. • Santa Clara, CA, United States
    serp_jobs.job_card.full_time
    Santa Clara, California, United States Hardware.The ideal candidate will have experience in ASIC design with : - Architecture research and / or development of memory or highly interconnected system arc...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    Senior ASIC Design Verification Engineer

    Senior ASIC Design Verification Engineer

    Persimmons • San Jose, CA, US
    serp_jobs.job_card.full_time
    serp_jobs.filters_job_card.quick_apply
    Persimmons is building the infrastructure that will power the next decade of AI.Founded in 2023 by veteran technologists from the worlds of semiconductors, AI systems, and software innovation, We’r...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30
    ASIC Verification Engineer

    ASIC Verification Engineer

    7RAYS SEMICONDUCTORS, INC • Milpitas, CA, US
    serp_jobs.job_card.full_time
    Job Responsibilities : Architect and develop verification environment, testbench components, and reference models for designs at block and system level. Develop a comprehensive test plan and implemen...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Principal ASIC Digital Verification Engineer- IP Development

    Principal ASIC Digital Verification Engineer- IP Development

    Synopsys, Inc. • Sunnyvale, CA, United States
    serp_jobs.job_card.full_time
    ASIC Digital Verification- Principal Engineer.At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    SQL Pager LLC • Sunnyvale, CA, United States
    serp_jobs.job_card.full_time
    To help develop an ASIC for our automotive and Data Center artificial intelligence computing architecture.Participating in Architecture definition and modeling, verification test plan and testbench...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    Talently • San Jose, CA, United States
    serp_jobs.job_card.full_time
    On Site - San Jose, California, United States.ASIC Design, SystemVerilog, High Performance Compute, High-Speed Data Transport, PCIe / HBM. About the Technology Company / The Opportunity.Join a rapidly...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_1_day • serp_jobs.job_card.promoted
    Senior ASIC Design Engineer – Clocks IP

    Senior ASIC Design Engineer – Clocks IP

    NVIDIA Corporation • Santa Clara, CA, United States
    serp_jobs.job_card.full_time
    NVIDIA has continuously reinvented itself over two decades.Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parall...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    ASIC Engineer, Design Sunnyvale, CA +1 locations • Data Center +3 more • Engineering +2 more Da[...]

    ASIC Engineer, Design Sunnyvale, CA +1 locations • Data Center +3 more • Engineering +2 more Da[...]

    Meta • Sunnyvale, CA, United States
    serp_jobs.job_card.full_time
    ASIC Engineer, DesignASIC Engineer, Design Responsibilities • Architecture exploration • Micro-architecture development • Soft and hard IP identification, selection and integration.Collaboration with ...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    Persimmons Inc. • San Jose, CA, United States
    serp_jobs.job_card.full_time
    Persimmons is building the infrastructure that will power the next decade of AI.Founded in 2023 by veteran technologists from the worlds of semiconductors, AI systems, and software innovation, We’r...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Principal Verification Engineer

    Principal Verification Engineer

    Rambus • San Jose, CA, United States
    serp_jobs.job_card.full_time
    Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptionalPrincipal Verification Engineerto join our Memory Interconnect Design team in San Jose, California.Candidates will b...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted