Senior RTL Design Engineer - High-Speed SoC / FPGA

A leading semiconductor company is seeking a self-motivated Senior Design Engineer to focus on RTL design and validation of high-speed interfaces. The ideal candidate will have strong skills in digital design, Verilog / System Verilog, and collaboration with verification teams. This role also demands excellent problem-solving capabilities and a passion for ownership of tasks, with relevant academic credentials required. Join a culture of innovation in San Jose, CA, and help shape the future of computing solutions.

#J-18808-Ljbffr