Verification Engineer
Location : Chicago, IL - Onsite Duration : 6 to 8 months
Must have very good System Verilog / UVM experience in developing test benches
Must have experience with developing test benches with RISC-V based SoC
RISC-V processor verification is an added advantage
Verification Engineer • Chicago, IL, US