Looking for Design Verification Engineer
SystemVerilog / UVM
Synopsys / Cadence EDA
Design Verification Engineer • Sunnyvale, CA, United States