FPGA Silicon Design Engineer

locations

San Jose, California, United States

time type

Full time

posted on

Posted 16 Days Ago

job requisition id

R00680

Job Details : Job Description :

Join Altera as a FPGA Silicon Design Engineer! The FPGA Silicon Design Engineer develops the logic design, register transfer level (RTL) coding, and simulation for FPGAs to generate cell libraries, functional units, IP blocks, and subsystems for integration in full chip designs.

Other responsibilities include but are not limited to :

Participates in the definition of architecture and microarchitecture features of the block being designed.

Creates prototypes, simulates models, and specifies systems requirements.

Prepares and designs logic diagrams and codes for implementing system design and test specifications.

Delivers software models for device level bring up, including user visible functionality, timing, and power.

Applies RTL implementation techniques to qualify the design to meet required power, performance, and area goals, partnering with physical implementation team.

Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.

Qualifications : Salary Range

Our compensation reflects the cost of labor within the US market. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.

142,600-$227,800K

LI-KM1

Minimum Qualifications :

The candidate must have a Bachelor's Degree in Electrical or Computer Engineering, Computer Science, Math, Physics, or related field plus 9+ years of industry work experience - OR- a Master's Degree in Electrical or Computer Engineering, Computer Science, Math, Physics, or related field plus 6+ years of industry work experience -OR- a PhD in Electrical or Computer Engineering, Computer Science, Math, Physics, or related field plus 4+ years of related work experience in :

Programming languages such as Python, RTL, and System Verilog.

Understanding of hardware design, including logic design, state machines, control units, processor sub-systems, and network on chips.

In-depth knowledge of industry-standard tools and flows for front-end design, including synthesis, STA, Spyglass-based checks, and power domains.

Preferred Qualifications :

Experience with AES / SHA, as well as compression and decompression algorithms.

Knowledge of Network on Chips and Control Processors.

Job Type : Regular

Shift :

Shift 1 (United States of America)

Primary Location :

San Jose, California, United States

Additional Locations :

Posting Statement :

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.