Senior RTL Design Engineer – High-Speed Interfaces

A leading semiconductor company is looking for a Senior Design Engineer in San Jose, California. The role involves RTL design and validation of high-speed interfaces, along with mentoring other engineers. The ideal candidate should have a Bachelor's or Master's degree in Electrical Engineering and experience in digital design with Verilog / System Verilog. Strong problem-solving and communication skills are essential for this position.

#J-18808-Ljbffr