Design Verification Engineer

Design Verification Engineer

Role : Design Verification Engineer Location : Santa Clara, CA Job Description : We are seeking a highly skilled Design Verification Engineer to join our team in Santa Clara, CA. The ideal candidate will have hands-on experience in creating verification environments and working with SystemVerilog / UVM for IPs and SoCs that include embedded CPUs and analog mixed-signal interfaces.