Talent.com
Senior FPGA Design Engineer – Imaging
Senior FPGA Design Engineer – ImagingIntuitive • Sunnyvale, California, USA
Senior FPGA Design Engineer – Imaging

Senior FPGA Design Engineer – Imaging

Intuitive • Sunnyvale, California, USA
job_description.job_card.variable_days_ago
serp_jobs.job_preview.job_type
  • serp_jobs.job_card.full_time
job_description.job_card.job_description

Reporting to the Manager of FPGA Imaging this Engineer will play a role in delivering best-in-class image / video processing solutions for our da Vinci systems (and other robotic platforms) as part of an excellent cross-functional team. The engineer in this position will work with the broader Vision and EE teams to architect implement and verify image sensor interfaces and image processing algorithms on FPGAs / FPGA SoCs deployed on the platform. This includes components in the entire processing chain photon-to-photon : from image sensor data acquisition to stereo (and mono) displays.

The ideal candidate will possess a proven background in FPGA-based video / image processing with exposure to typical image processing algorithms and image sensor interfaces implementation and evaluation with the trade-offs between visual quality performance and FPGA resource utilization in mind.

Responsibilities

  • Architect high-performance image / video processing pipelines in FPGAs
  • Implement designs using (System)Verilog and verify in simulation and on hardware
  • Partner with crossfunctional experts to drive balanced tradeoffs across resources cost performance and practicality to deliver optimal video processing architectures.
  • Collaborate on improvements to FPGA design and verification methodology; explore avenues to reduce development and verification time
  • Investigate and evaluate new FPGA / FPGA-SoC platforms for low-latency video processing

Qualifications : Required Skills

  • 8 years of FPGA experience and a Bachelors degree; or 6 years of experience and a Masters degree; or a PhD with 3 years of experience
  • Experience with SystemVerilog C (or C) and a scripting language such as Python or TcL
  • Understanding of and experience with high-speed digital design and associated challenges
  • Foundation in using FPGA build tools such as : AMD / Xilinx Intel and / or Lattice
  • Foundation in using FPGA simulation tools environments and in test bench development
  • Understanding of static timing analysis / timing constraints
  • Experience with FPGA part and pin selection process
  • Experience with video I / O standards and interfaces : HDMI DisplayPort MIPI CSI2 / DSI SDI; integration of vendor / IP cores
  • Experience with revision control software e.g. Git
  • Experience with Intel Agilex / Stratix AMD Versal devices is a plus
  • Additional Information :

    Due to the nature of our business and the role please note that Intuitive and / or your customer(s) may require that you show current proof of vaccination against certain diseases including COVID-19.  Details can vary by role.

    Intuitive is an Equal Opportunity Employer. We provide equal employment opportunities to all qualified applicants and employees and prohibit discrimination and harassment of any type without regard to race sex pregnancy sexual orientation gender identity national origin color age religion protected veteran or disability status genetic information or any other status protected under federal state or local applicable laws.

    Mandatory Notices

    U.S. Export Controls Disclaimer :   In accordance with the U.S. Export Administration Regulations (15 CFR 743.13(b)) some roles at Intuitive Surgical may be subject to U.S. export controls for prospective employeeswho are nationals from countries currently on embargo or sanctions status.

    Certain information you provide as part of the application will be used for purposes of determining whether Intuitive Surgical will need to (i) obtain an export license from the U.S. Government on your behalf (note : the governments licensing process can take 3 to 6 months) or (ii) implement a Technology Control Plan (TCP) (note : typically adds 2 weeks to the hiring process).

    For any Intuitive role subject to export controls final offers are contingent upon obtaining an approved export license and / or an executed TCP prior to the prospective employeesstart date which may or may not be flexible and within a timeframe that does not unreasonably impede the hiring need. If applicable candidates will be notified and instructed on any requirements for these purposes.

    We will consider for employment qualified applicants with arrest and conviction records in accordance with fair chance laws.

    Preference will be given to qualified candidates who do not reside or plan to reside in Alabama Arkansas Delaware Florida Indiana Iowa Louisiana Maryland Mississippi Missouri Oklahoma Pennsylvania South Carolina or Tennessee.

    We provide market-competitive compensation packages inclusive of base pay incentives benefits and equity. It would not be typical for someone to be hired at the top end of range for the role as actual pay will be determined based on several factors including experience skills and qualifications. The target compensation ranges are listed.

    Remote Work : No

    Employment Type : Full-time

    Key Skills

    Environment,Feed,Interventional Radiology,Engineering,Data Warehousing

    Experience : years

    Vacancy : 1

    serp_jobs.job_alerts.create_a_job

    Fpga Design Engineer • Sunnyvale, California, USA

    Job_description.internal_linking.related_jobs
    Senior Physical Design Engineer

    Senior Physical Design Engineer

    Credo Semiconductor, Inc. • San Jose, CA, United States
    serp_jobs.job_card.full_time
    Credo is engineering the future of high-speed connectivity for the AI-driven world.With a deeply rooted legacy of innovation and a passion for solving the most complex networking challenges, we del...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Senior FPGA Design Engineer

    Senior FPGA Design Engineer

    Lam Research • Fremont, CA, United States
    serp_jobs.job_card.full_time
    Retrieved from the description.In the Global Products Group, we are dedicated to excellence in the design and engineering of Lam's etch and deposition products. We drive innovation to ensure our cut...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Senior FPGA Design Engineer

    Senior FPGA Design Engineer

    Capgemini • San Jose, CA, United States
    serp_jobs.job_card.full_time
    About the Job You’re Considering.Familiarity with essential lab equipment—.Capgemini supports all aspects of your well-being throughout the changing stages of your life and career.For eligible empl...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_1_day • serp_jobs.job_card.promoted
    FPGA Design Verification Engineer / Technical Lead II - VLSI

    FPGA Design Verification Engineer / Technical Lead II - VLSI

    Axelon Services Corporation • Mountain View, CA, US
    serp_jobs.job_card.full_time
    Job Title : FPGA Design Verification Engineer / Technical Lead II - VLSI.We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the ar...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Sr. Analog / Mixed-Signal Design Engineer

    Sr. Analog / Mixed-Signal Design Engineer

    Rambus • San Jose, CA, United States
    serp_jobs.job_card.full_time
    Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Sr.Analog / Mixed-Signal Design Engineer to join our Memory Interconnect Design team in San Jose, California.You will...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    Senior FPGA Physical Design Engineer – RTL to GDSII, PPA

    Senior FPGA Physical Design Engineer – RTL to GDSII, PPA

    Altera • San Jose, CA, United States
    serp_jobs.job_card.full_time
    A leading technology company in San Jose, California is seeking a Physical Design Engineer to play a critical role in backend implementation for FPGA / SoC devices. You will be responsible for tasks s...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    FPGARTL Design Engineer

    FPGARTL Design Engineer

    Pi-Square Technologies LLC • San Jose, California, USA
    serp_jobs.job_card.full_time
    Job Description & Skill Requirement : .Design & Implementation : Develop RTL code (Verilog VHDL SystemVerilog) for FPGA and digital circuits integrating IP and system software.Simulation & Debugging : ...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    P Chappel Associates Inc • San Jose, CA, US
    serp_jobs.job_card.full_time
    Our client, a cutting-edge developer of custom ASICs and SoCs for emerging technologies, is seeking a Senior ASIC Design Engineer to join their growing team in San Jose. This role is ideal for engin...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Staff Logic Design Engineer : FPGA & PCIe Systems

    Staff Logic Design Engineer : FPGA & PCIe Systems

    Teledyne Technologies Incorporated • Milpitas, CA, United States
    serp_jobs.job_card.full_time
    A leading technology firm is seeking a Staff Logic Design Engineer to join their team in Milpitas, CA.You will be responsible for architecting high-performance digital logic for protocol capture an...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Senior FPGA Design Engineer

    Senior FPGA Design Engineer

    Tarana Wireless, Inc. • Milpitas, CA, US
    serp_jobs.job_card.full_time
    serp_jobs.filters_job_card.quick_apply
    Join the Team That's Redefining Wireless Technology At Tarana , we're more than just a fast-growing tech company—we’re a team of bold innovators on a mission to revolutionize broadband....serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30
    Senior Silicon Photonics Design Engineer for AI Chips

    Senior Silicon Photonics Design Engineer for AI Chips

    Lumentum • San Jose, California, United States
    serp_jobs.job_card.full_time
    A leader in photonics technology is seeking a Silicon Photonics Design Engineer in San Jose, California.This role involves designing silicon photonics chips for AI applications, optimizing chip per...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_hours • serp_jobs.job_card.promoted • serp_jobs.job_card.new
    Physical Design Engineer

    Physical Design Engineer

    Efficient Computer • San Jose, CA, United States
    serp_jobs.job_card.full_time
    Efficient is developing the world’s most energy-efficient general-purpose computer processor.Efficient’s patented technology uses 100x less energy than state of the art commercially available ultra...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    Senior RTL Design Engineer - High-Speed SoC / FPGA

    Senior RTL Design Engineer - High-Speed SoC / FPGA

    AMD • San Jose, CA, United States
    serp_jobs.job_card.full_time
    A leading semiconductor company is seeking a self-motivated Senior Design Engineer to focus on RTL design and validation of high-speed interfaces. The ideal candidate will have strong skills in digi...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Senior Physical Design Engineer

    Senior Physical Design Engineer

    NVIDIA • Santa Clara, CA, United States
    serp_jobs.job_card.full_time
    We are now looking for a Senior Physical Design Engineer.NVIDIA has continuously reinvented itself over two decades, pioneering GPU in 1999 and now leading AI computing. We invite you to join our di...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    Senior Physical Design Engineer – PPA, Sub-7nm, Equity

    Senior Physical Design Engineer – PPA, Sub-7nm, Equity

    Bayasystems • Santa Clara, CA, United States
    serp_jobs.job_card.full_time
    A leading semiconductor firm in California is looking for a skilled Physical Design Engineer to oversee RTL to GDS implementation flows and collaborate with micro-architects on design trade-offs.Th...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Senior RTL Design Engineer – High-Performance SoC / FPGA

    Senior RTL Design Engineer – High-Performance SoC / FPGA

    CareerArc • San Jose, CA, United States
    serp_jobs.job_card.full_time
    A leading semiconductor company in San Jose is seeking a Senior Design Engineer to drive the development of high-speed interfaces and digital components. This role involves RTL design, timing constr...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Senior Physical Design Engineer

    Senior Physical Design Engineer

    NVIDIA Corporation • Santa Clara, CA, United States
    serp_jobs.job_card.full_time
    We are now looking for a Senior Physical Design Engineer.NVIDIA has continuously reinvented itself over two decades.Our invention of the GPU in 1999 sparked the growth of the PC gaming market, rede...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    FPGA RTL Design Engineer

    FPGA RTL Design Engineer

    VDart Inc • San Jose, California, USA
    serp_jobs.job_card.full_time
    Job Title : FPGA / RTL Design Engineer.FPGA / RTL Design Engineer to design implement and validate digital circuits and FPGA-based solutions. This role involves hands-on development using RTL languages...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted