A leading telecommunications company in San Jose is seeking a Principal Design Engineer to model complex DSP for communication systems. The successful candidate will have extensive experience in analog / mixed-signal circuitry and familiarity with modeling tools like System-Verilog. Responsibilities include performing functional verification and collaborating with teams to ensure robust designs. This is a critical role in shaping the future of optical networking.
#J-18808-Ljbffr
Verification Engineer • San Jose, CA, United States