Verification Engineer

Job Posting

Job Description : Pay Range : $55.17hr - $68.96hr Requirement / Must Have : RTL verification experience. Experience in Verilog and SystemVerilog. Experience with ModelSim or VCS. Familiarity with UVM verification methodologies and environments. Strong debug skills. Strong analytical skills and attention to detail. Excellent writing skills.